A multilevel clock and data recovery (CDR) circuit for highspeed serial data transmission was designed using the IBM 6HP 0.25 pm SiGe BiCMOS process technology. The circuit extracts the clock from a 32 Gbls 4-level pulse amplitude modulated (PAM-4) input si& and outputs four channels of retimed NRZ dnta at 8 Gh/s per channel. The CDR design incorporates a PAM4 to 2-bit-binary converter, a phaselfrequency detector, a loop filter, a quadrahue LC Ting oscillator and a data-retiming module. The circuit operates using a 3.3V supply voltage with a 35OmA current consumption. The simulation results show that the peak-to-peak jitter is 1.3 ps. the capture range is 2 GHz, the acquisition time is 200 ns and the input sensitivity is 150 mV. This PAM-based CDR technique is quite suitable for low-loss transmission channels such as fiber optic communications or shoa-distance copper Links, including network-on-chip (NOC) implementations and storage area networks (SANS).
INTRODUCTION
Many of the high-speed serial data communication systems in use today are based on a binary signaling scheme. For example, optical communication systems use On-Off Keying (OOK), where the presence or absence of a light pulse corresponds to the two possible M a r y data values. In contrast, in the multilevel data transmission procedure known as PAM-N, a symbol corresponds to one of N distinct amplitude or intensity levels so that each symbol carries l o g 2 0 bits of information. In this way, the baud rate (i.e., the number of symbols per second) required to send a fixed number of bits per second is lower than for a binary signaling system. This presents an attractive alternative for implementing very high-speed serial data transmission systems, since the front-end transceiver circuits can operate at a reduced clock rate. In particular, PAM4, PAM-5 and PAM-8 systems have been proposed for use in various copper and optical cam-cations systems [14]. However, none of previaus works were designed using a BiCMOS process, which has the potential for achieving improved performance.
Clock and data recovery (CDR) is a key block in the receiver which removes unwanted jitter, extracts the clock signal and retimes the received data. In a multilevel system, the design of the CDR presents special challenges since the separation between levels is reduced. The PAM4 s i s a l is sent to the CDR input. The output data is retimed on both edges of clock, which generates 4 channels of parallel output data at 8 Gb/s per channel. Thus, the CDR also provides a built-in 1:4 demux of the 32 Gb/s input signal. The extracted clock for the CDR itself and for receiver system is a set of quadram signals at 8 GHz. One potential limitation of using a multilevel signaling scheme is the decreased signal-to-noise ratio (SNR). However, this issue can he ameliorated by using appropriate coding and error correction techniques, such as those described in references [X-91.
MULTILEVEL CDR ARCHITECTURE
The block diagrsm of the proposed multilevel CDR architecture is shown in Figure 2 . (The binary-to-PAM4 transmitter driver block has been included for built-in self-testing purposes. The pre-emphasis iimction provides bandwidth compensation for the 32 Gb/s 4-level signal transmission line which might have various length and attenuation characteristics,) The CDR is a phase-locked loop (PLL) based topology which is suitable for data retiming because of its inherent ability to filter input jitter. The PAM4-to-binary converter module converts tbe multilevel signal into bin-format. A clock generated from the RLC ring oscillator is used to retime and demultiplex the signal into 4 separate data channels. The phase-frequency detector (PFD) requires quadram clocks, i.e. having a phase o&et of 90 degrees. These are used to distinguish the frequency difference between the data and extracted clocks in the frequency detector module. The loop filter is a low-pass filter which takes the PFD output signal and converts it into a tow-tkquency signal that drives the RLC ring oscillator. 
PAM4 to Binary Converter
The P A M 4 to binary converter plays a major role in determining the hit m o r rate @ER) performance of the overall multilevel CDR because of its front-end position. Figure 3 shows the circuit design of P A M 4 to binary converter design. The two pairs of emitter follower, QI-Q2 and Q3-Q4, perform the 2-bit flash analog-to-digital conversion. The thermometer code output T1 is triggered at the input common-mode voltage. T2 and TO are triggered at 113 of the maximum input signal (peak-to-peak differential) above and below the input common-mode voltage, respectively. Due to the none-zero rise and fall times, the thermometer code outputs T2 and TO suffer from sewere duty cycle distortion. This effect is removed by. passing through Dflip-flops before converting to a binary code output.
-. I -- A CDR design that does not use a reference frequency signal normally requires a frequency detector in order to prevent a false lock onto any frequency other than the data frequency. Figure 4 (a) and @) show the block diagram and clock signals of the phase frequency detector (PFD). The transistor-level implemeuation is the one proposed III reference [IO] . By using quadranre input clocks for the phase detectors, the relationship between the two phase detector outputs produces a lead or lag signal depending on the sign of the frequency difference between the data and clock. The frequency detector takes output signals from the two phase detectors and generates an upldown signal to indicate the sign of the frequency difference between data and clock. The upidown signal is then used to drive the loop filter.
The loop filter consists of emitter followers at the input, an RC filter and a single-stage differential amplifier with source degeneration. The source degeneration resistor provides linear gain amplification. The basic RC filter with the amplifier was proposed in Reference [12]. The emitter followers at the inputs provide a level shift and an impedance isolation between the PFD and the loop filter. An off-chip filter capacitor is used to adjust the dominant pole location and insert a zero.
LC Ring Oscillator
Several researchers have suggested a combination of ring and LC oscillators to provide wide and fast tuning accompanied with low phase noise and high stability shows the low phase noise of the design, which arises from the use of the inductor in the ring oscillator. Figure IO 
SUMMARY
A PAM4 clock and data recovery circuit for multilevel communications systems was designed using a 0.25pm SiGe BiCMOS process. The input takes a 4-level PAM signal at 32 Gbis and converts it into four channels of 8 Gbis data. ' Such a multilevel data transmission system provides an opportunity to increase the data transmission rate with minimized cost and only a few additional components. The proposed design uses a differential input adapter technique to implement the high-speed differential PAM4 ADC at the front-end of the system. The phaseifiequency detector design eliminates the need for an external reference fiequency. The VCO provides wide and fast tuning along with low phase noise and high stability due to the LC tank and ring oscillator.
